



### **QDD-4ZQ100-CU1M-OPC**

Cisco® QDD-4ZQ100-CU1M Compatible TAA Compliant 400GBase-CU QSFP-DD 400G to 4xQSFP56 100G PAM-4 Direct Attach Cable (Passive Twinax, 1m)

#### **Features**

- Compliant with QSFP-DD MSA Specification Rev 3.4
- SFF-8679 electrical interface compliant
- SFF-8636 management interface support
- Compatible with IEEE 802.3bj, IEEE 802.3by, IEEE 802.3cd
- Supports aggregate data rates of 100 and 400Gbps
- I2C for EEPROM communication
- Pull-to-release slide latch design
- Excellent EMI/EMC performance 360-degree cable shield termination
- Advantage dual side pre-solder automated assembly technologies
- Low loss, stronger mechanical features, more flexible
- RoHS Compliant and Lead-Free



#### **Applications:**

- Switches, Servers and Routers
- Data Center Networks
- Storage Area Networks
- High Performance Computing

#### **Product Description**

This is an Cisco® QDD-4ZQ100-CU1M compatible TAA compliant 400GBase-CU QSFP-DD 400G to 4xQSFP56 100G PAM-4 direct attach cable that operates over passive copper with a maximum reach of 1.0m (3.3ft). It has been programmed, uniquely serialized, and data-traffic and application tested to ensure it is 100% compliant and functional. This direct attach cable is TAA (Trade Agreements Act) compliant, and is built to comply with MSA (Multi-Source Agreement) standards. We stand behind the quality of our products and proudly offer a limited lifetime warranty.

OptioConnect's transceivers are RoHS compliant and lead-free.

## Mechanical Characteristics

Cable Jacket Material	Flammability Rating
PVC	VW-1

## Electrical Characteristics

Parameter	Specification
Impedance	100Ω
Data Rate	56Gbps per lane (PAM-4)
Voltage	3.3V DC
Current (signal application only)	0.75A
Operating Temperature	-10°C to 55°C
Storage Temperature	-10°C to 55°C
High Speed Compliant	IEEE 802.3cd

## QSFP-DD to 4xQSFP Wiring Schematic

P1 (QSFP-DD)			P2 (QSFP)	
GND				GND
TX1+	<b>36</b>	↔	<b>17</b>	RX1+
TX1-	<b>37</b>	↔	<b>18</b>	RX1-
GND				GND
TX2+	<b>3</b>	↔	<b>22</b>	RX2+
TX2-	<b>2</b>	↔	<b>21</b>	RX2-
GND				GND
GND				GND
RX1+	<b>17</b>	↔	<b>36</b>	TX1+
RX1-	<b>18</b>	↔	<b>37</b>	TX1-
GND				GND
RX2+	<b>22</b>	↔	<b>3</b>	TX2+
RX2-	<b>21</b>	↔	<b>2</b>	TX2-
GND				GND
<b>P1 (QSFP-DD)</b>			<b>P3 (QSFP)</b>	
GND				GND
TX3+	<b>33</b>	↔	<b>17</b>	RX1+
TX3-	<b>34</b>	↔	<b>18</b>	RX1-
GND				GND
TX4+	<b>6</b>	↔	<b>22</b>	RX2+
TX4-	<b>5</b>	↔	<b>21</b>	RX2-
GND				GND
GND				GND
RX3+	<b>14</b>	↔	<b>36</b>	TX1+
RX3-	<b>15</b>	↔	<b>37</b>	TX1-
GND				GND
RX4+	<b>25</b>	↔	<b>3</b>	TX2+
RX4-	<b>24</b>	↔	<b>2</b>	TX2-
GND				GND

P1 (QSFP-DD)			P4 (QSFP)	
GND				GND
TX5+	<b>74</b>	↔	<b>17</b>	RX1+
TX5-	<b>75</b>	↔	<b>18</b>	RX1-
GND				GND
TX6+	<b>41</b>	↔	<b>22</b>	RX2+
TX6-	<b>40</b>	↔	<b>21</b>	RX2-
GND				GND
GND				GND
RX5+	<b>55</b>	↔	<b>36</b>	TX1+
RX5-	<b>56</b>	↔	<b>37</b>	TX1-
GND				GND
RX6+	<b>60</b>	↔	<b>3</b>	TX2+
RX6-	<b>59</b>	↔	<b>2</b>	TX2-
GND				GND
<b>P1 (QSFP-DD)</b>			<b>P5 (QSFP)</b>	
GND				GND
TX7+	<b>71</b>	↔	<b>17</b>	RX1+
TX7-	<b>72</b>	↔	<b>18</b>	RX1-
GND				GND
TX8+	<b>44</b>	↔	<b>22</b>	RX2+
TX8-	<b>43</b>	↔	<b>21</b>	RX2-
GND				GND
GND				GND
RX7+	<b>52</b>	↔	<b>36</b>	TX1+
RX7-	<b>53</b>	↔	<b>37</b>	TX1-
GND				GND
RX8+	<b>63</b>	↔	<b>3</b>	TX2+
RX8-	<b>62</b>	↔	<b>2</b>	TX2-
GND				GND

## QSFP-DD Pin Descriptions

PIN	Logic	Symbol	Description	Notes
1		GND	Ground.	1
2	CML-I	Tx2-	Transmitter Inverted Data Input.	
3	CML-I	Tx2+	Transmitter Non-Inverted Data Input.	
4		GND	Ground.	1
5	CML-I	Tx4-	Transmitter Inverted Data Input.	
6	CML-I	Tx4+	Transmitter Non-Inverted Data Input.	
7		GND	Ground.	1
8	LVTTTL-I	ModSelL	Module Select.	
9	LVTTTL-I	ResetL	Module Reset.	
10		VccRx	+3.3V Power Supply Receiver.	2
11	LVC MOS-I/O	SCL	2-wire serial interface clock.	
12	LVC MOS-I/O	SDA	2-wire serial interface data.	
13		GND	Ground.	1
14	CML-O	Rx3+	Receiver Non-Inverted Data Output.	
15	CML-O	Rx3-	Receiver Inverted Data Output.	
16		GND	Ground.	1
17	CML-O	Rx1+	Receiver Non-Inverted Data Output.	
18	CML-O	Rx1-	Receiver Inverted Data Output.	
19		GND	Ground.	1
20		GND	Ground.	1
21	CML-O	Rx2-	Receiver Inverted Data Output.	
22	CML-O	Rx2+	Receiver Non-Inverted Data Output.	
23		GND	Ground.	1
24	CML-O	Rx4-	Receiver Inverted Data Output.	
25	CML-O	Rx4+	Receiver Non-Inverted Data Output.	
26		GND	Ground.	1
27	LVTTTL-O	ModPrsL	Module Present.	
28	LVTTTL-O	IntL	Interrupt.	
29		VccTx	+3.3V Power Supply Transmitter.	2
30		Vccl	+3.3V Power Supply.	2
31	LVTTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE.	
32		GND	Ground.	1
33	CML-I	Tx3+	Transmitter Non-Inverted Data Input.	
34	CML-I	Tx3-	Transmitter Inverted Data Input.	
35		GND	Ground.	1
36	CML-I	Tx1+	Transmitter Non-Inverted Data Input.	
37	CML-I	Tx1-	Transmitter Inverted Data Input.	
38		GND	Ground.	1


PIN		Symbol	Description	Notes
39		GND	Ground.	1
40	CML-I	Tx6-	Transmitter Inverted Data Input.	
41	CML-I	Tx6+	Transmitter Non-Inverted Data Input.	
42		GND	Ground.	1
43	CML-I	Tx8-	Transmitter Inverted Data Input.	
44	CML-I	Tx8+	Transmitter Non-Inverted Data Input.	
45		GND	Ground.	1
46		Reserved	For future use.	3
47		VSI	Module Vendor Specific 1.	3
48		VccRx1	3.3V Power Supply.	2
49		VS2	Module Vendor Specific 2.	3
50		VS3	Module Vendor Specific 3.	3
51		GND	Ground.	1
52	CML-O	Rx7+	Receiver Non-Inverted Data Output.	
53	CML-O	Rx7-	Receiver Inverted Data Output.	
54		GND	Ground.	1
55	CML-O	Rx5+	Receiver Non-Inverted Data Output.	
56	CML-O	Rx5-	Receiver Inverted Data Output.	
57		GND	Ground.	1
58		GND	Ground.	1
59	CML-O	Rx6-	Receiver Inverted Data Output.	
60	CML-O	Rx6+	Receiver Non-Inverted Data Output.	
61		GND	Ground.	1
62	CML-O	Rx8-	Receiver Inverted Data Output.	
63	CML-O	Rx8+	Receiver Non-Inverted Data Output.	
64		GND	Ground.	1
65		NC	No Connect.	3
66		Reserved	For future use.	3
67		VccTx1	3.3V Power Supply.	2
68		Vcc2	3.3V Power Supply.	2
69		Reserved	For future use.	3
70		GND	Ground.	1
71	CML-I	Tx7+	Transmitter Non-Inverted Data Input.	
72	CML-I	Tx7-	Transmitter Inverted Data Input.	
73		GND	Ground.	1
74	CML-I	Tx5+	Transmitter Non-Inverted Data Input.	
75	CML-I	Tx5-	Transmitter Inverted Data Input.	
76		GND	Ground.	1

**Notes:**


1. QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.
2. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Requirements defined for the host side of the Host Card Edge Connector are listed in Table 6. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000 mA.
3. All Vendor Specific, Reserved and No Connect pins may be terminated with 50 ohms to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module. Vendor specific and Reserved pads shall have an impedance to GND that is greater than 10 kOhms and less than 100 pF.
4. Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A,3B.

# QSFP-DD Electrical Pin-out Details

## Top side viewed from top



## Bottom side viewed from bottom




## QSFP56 Pin Definitions

Pin	Logic	Symbol	Name/Descriptions	Ref.
1		GND	Module Ground.	1
2	CML-I	Tx2-	Transmitter inverted data input.	
3	CML-I	Tx2+	Transmitter non-inverted data input.	
4		GND	Module Ground.	1
5	CML-I	Tx4-	Transmitter inverted data input.	
6	CML-I	Tx4+	Transmitter non-inverted data input.	
7		GND	Module Ground.	1
8	LVTTTL-I	MODSEIL	Module Select.	2
9	LVTTTL-I	ResetL	Module Reset.	2
10		VCCRx	+3.3v Receiver Power Supply.	
11	LVC MOS-I	SCL	2-wire Serial interface clock.	2
12	LVC MOS-I/O	SDA	2-wire Serial interface data.	2
13		GND	Module Ground.	1
14	CML-O	RX3+	Receiver non-inverted data output.	
15	CML-O	RX3-	Receiver inverted data output.	
16		GND	Module Ground.	1
17	CML-O	RX1+	Receiver non-inverted data output.	
18	CML-O	RX1-	Receiver inverted data output.	
19		GND	Module Ground.	1
20		GND	Module Ground.	1
21	CML-O	RX2-	Receiver inverted data output.	
22	CML-O	RX2+	Receiver non-inverted data output.	
23		GND	Module Ground.	1
24	CML-O	RX4-	Receiver inverted data output.	
25	CML-O	RX4+	Receiver non-inverted data output.	
26		GND	Module Ground.	1
27	LVTTTL-O	ModPrsL	Module Present, internal pulled down to GND.	
28	LVTTTL-O	IntL	Interrupt output should be pulled up on host board.	2
29		VCCTx	+3.3v Transmitter Power Supply.	
30		VCC1	+3.3v Power Supply.	
31	LVTTTL-I	LPMODE	Low Power Mode.	2
32		GND	Module Ground.	1
33	CML-I	Tx3+	Transmitter non-inverted data input.	
34	CML-I	Tx3-	Transmitter inverted data input.	
35		GND	Module Ground.	1
36	CML-I	Tx1+	Transmitter non-inverted data input.	
37	CML-I	Tx1-	Transmitter inverted data input.	
38		GND	Module Ground.	1


**Notes:**

1. Module circuit ground is isolated from module chassis ground with in the module.
2. Open collector; should be pulled up with 4.7k-10k ohms on host board to a voltage between 3.15V and 3.6V.

**QSFP56 Electrical Pin-out Details**



**Mechanical Specifications**





## **OptioConnect**

### **Innovation for the Future of High-Speed Networking**

#### **Who We Are**

OptioConnect is reshaping the landscape of communication and high-speed networking through intelligent technology. With a core focus on cutting edge technology, we deliver smarter fiber optic solutions for enterprise networks, data centers, and next-gen telecom infrastructures.

#### **What We Do**

At OptioConnect, we fuse advanced engineering with intelligent automation to drive the future of networking. Our AI-integrated solutions are designed to optimize performance and streamline operations with:

- Superior Performance
- Network and traffic optimization
- Intelligent energy management
- Seamless OEM compatibility
- Scalable cost-efficiency

#### **Smarter Networks by Design**

Innovation isn't just a goal—it's our process. We embed AI and machine learning across our R&D and product lines, enabling adaptive performance, automated tuning, and faster deployment cycles. The result? Networks that don't just work—they learn, evolve, and outperform.

#### **Our Team**

Our engineers, data scientists, and network architects bring decades of experience and a future-focused mindset. We provide hands-on support with intelligent insights that turn complex challenges into simple solutions.

#### **Our Mission**

To deliver AI-enhanced connectivity that reduces cost, increases speed, and maximizes efficiency—empowering our partners to operate at the forefront of a rapidly evolving digital world.

#### **Let's Connect**

Discover how OptioConnect's intelligent infrastructure solutions can power your network's next leap forward.

[www.optioconnect.com](http://www.optioconnect.com) | [info@optioconnect.com](mailto:info@optioconnect.com)

