

#### OSFP-800GB-2XFR4-MX-OPC

Mellanox® Compatible TAA 800GBase-2xFR4 PAM4 OSFP Transceiver (SMF, 1310nm, 2km, 2xLC, DOM, CMIS 5.0)

#### **Features**

- Supports Both Ethernet and InfiniBand NDR
- 2x400GAUI-4 C2M Electrical Interface
- 2x400GBASE-FR4 Optical Interface
- Support 850Gbps Aggregate Bit Rate
- InfiniBand NDR Electrical and Optical Interface
- Type 2 Housing with Dual LC Connector
- Class 1 Laser Certified
- I2C Management Interface Compliant to CMIS Rev5.0
- Hot-Pluggable OSFP Form Factor
- Operating Temperature: 0 to 70 Celsius
- RoHS Compliant and Lead-Free



### **Applications:**

• 2x400GBase Ethernet

### **Product Description**

This Mellanox® compatible OSFP transceiver provides 800GBase-2xFR4 throughput up to 2km over single-mode fiber (SMF) PAM4 using a wavelength of 1310nm via a 2xLC connector. It can operate at temperatures between 0 and 70C. All of our transceivers are built to comply with Multi-Source Agreement (MSA) standards and are uniquely serialized and tested for data-traffic and application to ensure seamless network integration. Additional product features include Digital Optical Monitoring (DOM) support which allows access to real-time operating parameters. This transceiver is Trade Agreements Act (TAA) compliant. We stand behind the quality of our products and proudly offer a limited lifetime warranty.

OptioConnect's transceivers are RoHS compliant and lead-free.

**Absolute Maximum Ratings** 

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Power Supply Voltage	Vcc	-0.5		3.6	V	
Storage Temperature	Tstg	-40		85	°C	
Operating Case Temperature	Тс	0		70	°C	1
Relative Humidity (Non-Condensing)	RH	5		95	%	
Maximum Power Dissipation	PDISS			16.5	W	
Maximum Power Dissipation (Low-Power Mode)	PDLP			2	W	
Signaling Speed Per Lane	DRL		53.125		GBd	
Operating Distance		2		2000	m	

### **Electrical Characteristics**

Parameter		Symbol	Min.	Тур.	Max.	Unit	Notes
Power Supply Voltage	Vcc	3.135	3.3	3.465	V		
Data Input Voltage Diffe	rential	IVdip-VdinI			1	V	
Control Input Voltage Di	ifferential	Vi	-0.3		Vcc+0.5	V	
Control Output Current		lo	-20		20	mA	
Instantaneous Peak Cur	rrent at Hot Plug	lcc_IP			6600	mA	
Sustained Peak Current	at Hot Plug	lcc_SP			5494.5	mA	
Control Input Voltage -	High	VIH	Vcc*0.7		Vcc+0.3	V	
Control Input Voltage -	Low	VIL	-0.3		Vcc*0.3	V	
2-Wire Serial Interface	Clock Rate				400	kHz	
Power Supply Noise (1k				66	mVp-p		
Transmitter							
Differential Pk-Pk Input	Voltage Tolerance (TP1a)		750			mV	
Pk-Pk AC Common-	Low-Frequency (VCMLF)				32	mV	
Mode Voltage Tolerance	Full-Band (VCMFB)				80		
Differential-Mode to Co	ommon-Mode Return	RLcd	802.3ck 120G-2			dB	
Effective Return Loss		ERL	8.5			dB	
Differential Terminatio	n Mismatch				10	%	
Single-Ended Voltage Tolerance Range			-0.4		3.3	V	
DC Common-Mode Voltage Tolerance			-0.35		2.85	V	
Receiver				<u> </u>			
Pk-Pk AC Common- Mode Voltage	Low-Frequency (VCMLF)				32	mV	
	Full-Band (VCMFB)				80		

Differential Pk-Pk	Short-Mode				600	mV	
Output Voltage	Long-Mode				845		
Eye Height	Eye Height					mV	
Vertical Eye Closure	Vertical Eye Closure				12	dB	
Common-Mode to Differ Loss	ential-Mode Return	RLDc	802.3ck 120G-1			dB	
Effective Return Loss		ERL	8.5			dB	
Differential Termination	Differential Termination Mismatch				10	%	
Transition Time	Transition Time					ps	
DC Common-Mode Volta	DC Common-Mode Voltage Tolerance				2.85	V	
Low-Speed Control and So	ense Signals						
Module Output SCL and	SDA	VOL	0		0.4	V	
Module Input SCL and SI	)A	VIL	-0.3		Vcc*0.3	V	
			Vcc*0.7		Vcc+0.5	V	
InitMode, ResetL, and M	VIL	-0.3		0.8	V		
	VIH	2		Vcc+0.3	V		
IntL	IntL		0		0.4	V	
		VOH	Vcc-0.5		Vcc+0.3	V	

# **Optical Characteristics**

Optical characteristics							
Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes	
Transmitter							
Wavelength L0, L4		λC0, λC4	1264.5	1271	1277.5	nm	
Wavelength L1, L5		λC1, λC5	1284.5	1291	1297.5	nm	
Wavelength L2, L6		λC2, λC6	1304.5	1311	1317.5	nm	
Wavelength L3, L7		λC3, λC7	1324.5	1331	1337.5	nm	
Side-Mode Suppression Ratio		SMSR	30			dB	
Total Average Launch Power		AOPT			10.4	dBm	
Average Launch Power Pe	rLane	AOPL	-3.2		4.4	dBm	1
Outer Optical	TDECQ<1.4dB	TOMA	-0.2		3.7	dBm	
Modulation Amplitude (OMAouter) Per Lane	1.4dB≤TDECQ≤3.4dB		-1.6+TDECQ				
Difference in Launch Powe (OMAouter)	er Between Any Two Lanes	AOPd			3.9	dB	
Transmitter and Dispersio (TDECQ) Per Lane	TDECQ			3.4	dB		
Transmitter Eye Closure for PAM4 (TECQ) Per Lane		TECQ			3.4	dB	
TDECQ – TECQ				2.5	dB		
Overshoot/Undershoot					22	%	

Transmitter Power Excursi				1.8	dBm		
Average Launch Power of	Toff			-16	dBm		
Extinction Ratio	ER	3.5			dB		
Transmitter Transition Tim	ne (Maximum)	Tr			17	ps	
RIN <sub>17.1</sub> OMA (Maximum)		RIN			-136	dB/Hz	
Optical Return Loss Tolera	nce	ORL			17.1	dB	
Transmitter Reflectance		TR			-26	dB	2
Receiver							
Wavelength LO, L4		λC0, λC4	1264.5	1271	1277.5	nm	
Wavelength L1, L5	Wavelength L1, L5			1291	1297.5	nm	
Wavelength L2, L6	Wavelength L2, L6		1304.5	1311	1317.5	nm	
Wavelength L3, L7		λC3, λC7	1324.5	1331	1337.5	nm	
Damage Threshold Per Lar	ne	AOPD	5.4			dBm	
Average Receive Power Pe	er Lane	AOPR	-7.2		4.4	dBm	
Receive Power (OMAoute	r) Per Lane	OMAR			3.7	dBm	
Difference in Receive Powe (OMAouter) Maximum	er Between Any Two Lanes	AOPg			4.1	dB	
Receiver Reflectance		RR			-26	dB	
Receiver Sensitivity	TECQ<1.4dB	SOMA			-4.6	dBm	
(OMAouter) Per Lane	1.4dB≤TECQ≤3.4dB				-6+TECQ		
Stressed Receiver Sensitivity (OMAouter) Per Lane		SRS			-2.6	dBm	3
Stressed Eye Closure for PA Under Test	Stressed Eye Closure for PAM4 (SECQ) Per Lane Under Test			3.4		dB	
OMAouter of Each Aggress			1.4		dBm		

### Notes:

- 1. Average launch power, per lane (minimum) is informative and not the principal indicator of signal strength.
- 2. Transmitter reflectance is defined looking into the transmitter.
- 3. Measured with conformance test signal at TP3 for the BER= $2.4 \times 10^{-4}$ .


# **Pin Descriptions**

Pin	Logic	Symbol	Name/Description	Notes
1		GND	Module Ground.	
2	CML-I	Tx2+	Transmitter Data Non-Inverted.	
3	CML-I	Tx2-	Transmitter Data Inverted.	
4		GND	Module Ground.	
5	CML-I	Tx4+	Transmitter Data Non-Inverted.	
6	CML-I	Tx4-	Transmitter Data Inverted.	
7		GND	Module Ground.	
8	CML-I	Tx6+	Transmitter Data Non-Inverted.	
9	CML-I	Tx6-	Transmitter Data Inverted.	
10		GND	Module Ground.	
11	CML-I	Tx8+	Transmitter Data Non-Inverted.	
12	CML-I	Tx8-	Transmitter Data Inverted.	
13		GND	Module Ground.	
14	LVCMOS-I/O	SCL	2-Wire Serial Interface Clock.	
15		Vcc	+3.3V Power.	
16		Vcc	+3.3V Power.	
17	Multi-Level	LPWn/PRSn	Low-Power Mode/Module Present.	
18		GND	Module Ground.	
19	CML-O	Rx7-	Receiver Data Inverted.	
20	CML-O	Rx7+	Receiver Data Non-Inverted.	
21		GND	Module Ground.	
22	CML-O	Rx5-	Receiver Data Inverted.	
23	CML-O	Rx5+	Receiver Data Non-Inverted.	
24		GND	Module Ground.	
25	CML-O	Rx3-	Receiver Data Inverted.	
26	CML-O	Rx3+	Receiver Data Non-Inverted.	
27		GND	Module Ground.	
28	CML-O	Rx1-	Receiver Data Inverted.	
29	CML-O	Rx1+	Receiver Data Non-Inverted.	
30		GND	Module Ground.	
31		GND	Module Ground.	
32	CML-O	Rx2+	Receiver Data Non-Inverted.	
33	CML-O	Rx2-	Receiver Data Inverted.	
34		GND	Module Ground.	
35	CML-O	Rx4+	Receiver Data Non-Inverted.	
36	CML-O	Rx4-	Receiver Data Inverted.	
37		GND	Module Ground.	
38	CML-O	Rx6+	Receiver Data Non-Inverted.	
39	CML-O	Rx6-	Receiver Data Inverted.	


40		GND	Module Ground.	
41	CML-O	Rx8+	Receiver Data Non-Inverted.	
42	CML-O	Rx8-	Receiver Data Inverted.	
43		GND	Module Ground.	
44	Multi-Level	INT/RSTn	Module Interrupt/Module Reset.	
45		Vcc	+3.3V Power.	
46		Vcc	+3.3V Power.	
47	LVCMOS-I/O	SDA	2-Wire Serial Interface Data.	
48		GND	Module Ground.	
49	CML-I	Тх7-	Transmitter Data Inverted.	
50	CML-I	Tx7+	Transmitter Data Non-Inverted.	
51		GND	Module Ground.	
52	CML-I	Tx5-	Transmitter Data Inverted.	
53	CML-I	Tx5+	Transmitter Data Non-Inverted.	
54		GND	Module Ground.	
55	CML-I	Tx3-	Transmitter Data Inverted.	
56	CML-I	Tx3+	Transmitter Data Non-Inverted.	
57		GND	Module Ground.	
58	CML-I	Tx1-	Transmitter Data Inverted.	
59	CML-I	Tx1+	Transmitter Data Non-Inverted.	
60		GND	Module Ground.	

# **Electrical Pad Layout**


Top Side (viewed from top)




### Bottom Side (viewed from bottom)



# **Recommended Host Board Schematic**



# **Mechanical Specifications**



### **OptioConnect**

## Innovation for the Future of High-Speed Networking

#### Who We Are

OptioConnect is reshaping the landscape of communication and high-speed networking through intelligent technology. With a core focus on cutting edge technology, we deliver smarter fiber optic solutions for enterprise networks, data centers, and next-gen telecom infrastructures.

### What We Do

At OptioConnect, we fuse advanced engineering with intelligent automation to drive the future of networking. Our Al-integrated solutions are designed to optimize performance and streamline operations with:

- Superior Performance
- Network and traffic optimization
- Intelligent energy management
- Seamless OEM compatibility
- Scalable cost-efficiency

### **Smarter Networks by Design**

Innovation isn't just a goal—it's our process. We embed AI and machine learning across our R&D and product lines, enabling adaptive performance, automated tuning, and faster deployment cycles. The result? Networks that don't just work—they learn, evolve, and outperform.

### **Our Team**

Our engineers, data scientists, and network architects bring decades of experience and a future-focused mindset. We provide hands-on support with intelligent insights that turn complex challenges into simple solutions.

### **Our Mission**

To deliver AI-enhanced connectivity that reduces cost, increases speed, and maximizes efficiency—empowering our partners to operate at the forefront of a rapidly evolving digital world.

#### **Let's Connect**

Discover how OptioConnect's intelligent infrastructure solutions can power your network's next leap forward. <a href="https://www.optioconnect.com">www.optioconnect.com</a> | info@optioconnect.com







