

FG-TRAN-QSFP+PLR-AO

Fortinet® FG-TRAN-QSFP+PLR Compatible TAA 40GBase-PLR4 QSFP+ Transceiver (SMF, 1310nm, 10km, MPO, DOM)

Features:

- SFF-8436 Compliance
- Supports OTU2
- MPO Connector
- Commercial Temperature 0 to 70 Celsius
- Single-mode Fiber
- Hot Pluggable
- Excellent ESD Protection
- Metal with Lower EMI
- RoHS Compliant and Lead Free



Applications:

- 40GBase Ethernet
- Access and Enterprise

Product Description

This Fortinet® FG-TRAN-QSFP+PLR compatible QSFP+ transceiver provides 40GBase-PLR4 throughput up to 10km over single-mode fiber (SMF) using a wavelength of 1310nm via an MPO connector. It can operate at temperatures between 0 and 70C. Our transceiver is built to meet or exceed OEM specifications and is guaranteed to be 100% compatible with Fortinet®. It has been programmed, uniquely serialized, and tested for data-traffic and application to ensure that it will initialize and perform identically. All of our transceivers comply with Multi-Source Agreement (MSA) standards to provide seamless network integration. Additional product features include Digital Optical Monitoring (DOM) support which allows access to real-time operating parameters. This transceiver is Trade Agreements Act (TAA) compliant. We stand behind the quality of our products and proudly offer a limited lifetime warranty.

AddOn's transceivers are RoHS compliant and lead-free.

TAA refers to the Trade Agreements Act (19 U.S.C. & 2501-2581), which is intended to foster fair and open international trade. TAA requires that the U.S. Government may acquire only "U.S.-made or designated country end products."



Absolute Maximum Ratings

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Storage Temperature	Tstg	-40		85	°C	
Operating Case Temperature	Tc	0		70	°C	
Supply Voltage	Vcc	-0.3		3.6	V	
Relative Humidity	RH	0		85	%	
Input Voltage	VIN	-0.3		Vcc+0.3V		
Data Rate Per Lane	DR		10.3125	11.1	Gbps	
Link Distance with G.652	D			10	km	

Electrical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Power Supply Voltage	Vcc	3.135	3.3	3.465	V	
Power Consumption	PD			3.5	W	
Differential Input Voltage Amplitude	VIN	120		1200	mVp-p	
Differential Output Voltage Amplitude	VOUT	400		800	mVp-p	
Input Logic Level - High	VIH	2.0		Vcc	V	
Input Logic Level - Low	VIL	0		0.8	V	
Output Logic Level - High	VOH	Vcc-0.5		Vcc	V	
Output Logic Level - Low	VOL	0		0.4	V	

Optical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Transmitter						
Center Wavelength	λ_C	1260	1310	1355	nm	1
Spectral Width (-20dB)				1	nm	1
Side-Mode Suppression Ratio	SMSR	30			dB	
Average Launch Power Per Lane	Pavg	-5.2		1.5	dBm	
Optical Modulation Amplitude (OMA)	TOMA	-4.5		2.0	dBm	1
Difference in Launch Power Between Any Two Lanes	Ptx, diff			5.0	dB	
Launch Power in OMA Minus Transmitter and Dispersion Penalty (TDP) Per Lane	OMA-TDP	-9.7			dBm	1
Extinction Ratio	ER	3.5			dB	
Relative Intensity Noise	RIN			-128	dB/Hz	
Optical Return Loss Tolerance	ORLT			12	dB	
Transmitter Reflectance	TR			-12	dB	
Average Launch Power of Off Transmitter Per Lane	Toff			-30	dBm	
Transmitter Eye Mask Definition : {X1, X2, X3, Y1, Y2, Y3}		{0.25, 0.4, 0.45, 0.25, 0.28, 0.4}				
Receiver						
Center Wavelength	λ_C	1260	1310	1355	nm	
Damage Threshold Per Lane	THd	3			dBm	
Overload Per Lane		1			dBm	
Receiver Sensitivity in OMA Per Lane @ BER 1E-12				12.6	dBm	
Signal Loss Assert Threshold		-30			dBm	
Signal Loss De-Assert Threshold				-15	dBm	
LOS Hysteresis		0.5		6	dB	
Receiver Reflectance	RR			-12	dBm	

Notes:

1. Transmitter wavelength, spectral width, and power need to meet the OMA minus TDP specs to guarantee link performance.

Pin Descriptions

Pin	Logic	Symbol	Name/Description	Notes
1		GND	Module Ground.	1
2	CML-I	Tx2-	Transmitter Inverted Data Input.	
3	CML-I	Tx2+	Transmitter Non-Inverted Data Input.	
4		GND	Module Ground.	1
5	CML-I	Tx4-	Transmitter Inverted Data Input.	
6	CML-I	Tx4+	Transmitter Non-Inverted Data Input.	
7		GND	Module Ground.	1
8	LVTTL-I	ModSelL	Module Select.	3
9	LVTTL-I	ResetL	Module Reset.	4
10		VccRx	+3.3V Receiver Power Supply.	2
11	LVC MOS	SCL	2-Wire Serial Interface Clock.	5
12	LVC MOS	SDA	2-Wire Serial Interface Data.	5
13		GND	Module Ground.	1
14	CML-O	Rx3+	Receiver Non-Inverted Data Output.	
15	CML-O	Rx3-	Receiver Inverted Data Output.	
16		GND	Module Ground.	1
17	CML-O	Rx1+	Receiver Non-Inverted Data Output.	
18	CML-O	Rx1-	Receiver Inverted Data Output.	
19		GND	Module Ground.	1
20		GND	Module Ground.	1
21	CML-O	Rx2-	Receiver Inverted Data Output.	
22	CML-O	Rx2+	Receiver Non-Inverted Data Output.	
23		GND	Module Ground.	1
24	CML-O	Rx4-	Receiver Inverted Data Output.	
25	CML-O	Rx4+	Receiver Non-Inverted Data Output.	
26		GND	Module Ground.	1
27	LVTTL-O	ModPrsL	Module Present.	6
28	LVTTL-O	IntL	Interrupt	7
29		VccTx	+3.3V Transmitter Power Supply.	2
30		Vcc1	+3.3V Power Supply.	2
31	LVTTL-I	LPMODE	Low-Power Mode.	8
32		GND	Module Ground.	1
33	CML-I	Tx3+	Transmitter Non-Inverted Data Input.	
34	CML-I	Tx3-	Transmitter Inverted Data Input.	
35		GND	Module Ground.	1

36	CML-I	Tx1+	Transmitter Non-Inverted Data Input.	
37	CML-I	Tx1-	Transmitter Inverted Data Output.	
38		GND	Module Ground.	1

Notes:


1. GND is the symbol for signal and supply (power) common for the module. All are common within the module, and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.
2. VccRx, Vcc1, and VccTx shall be applied concurrently. VccRx, Vcc1, and VccTx may be internally connected within the module in any combination. The connector pins are each rated for a maximum current of 1000mA. Recommended host board power supply filtering is shown below.
3. The ModSelL is an input pin. When held "low" by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple modules on a single 2-wire interface bus. When the ModSelL is "high," the module shall not respond to or acknowledge any 2-wire interface communication from the host. ModSelL signal input node shall be biased to the "high" state in the module.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any modules are deselected. Similarly, the host shall wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.


4. The ResetL pin shall be pulled to the Vcc in the module. A "low" level on the ResetL pin for longer than the minimum pulse length ($t_{\text{Reset_init}}$) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t_{init}) starts on the rising edge after the "low" level on the ResetL pin is released. During the execution of a reset (t_{init}) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by asserting "low" an IntL signal with the Data_Not_Ready bit negated. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.
5. Low-speed signaling other than SCL and SDA is based on Low-Voltage TTL (LVTTTL) operating at the Vcc. Vcc refers to the generic supply voltages of VccTx, VccRx, Host_Vcc, or Vcc1.
Hosts shall use a pull-up resistor connected to the Host_Vcc on each of the 2-wire interface SCL (clock), SDA (data), and all low-speed status outputs. The SCL and SDA is a hot plug interface that may support a bus topology.
6. ModPrsL is pulled up to the Host_Vcc on the host board and grounded in the module. The ModPrsL is asserted "low" when inserted and de-asserted "high" when the module is physically absent from the host connector.
7. IntL is an output pin. When IntL is "low," it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and shall be pulled to host supply voltage on the host board. The INTL pin is de-asserted "high" after completion of reset, when byte 2 bit 0 (Data Not Ready) is read with a value of 0 and the flag field is read (see SFF-8636).

8. The LPMode pin shall be pulled up to the Vcc in the module. The pin is a hardware control used to put modules into a low-power mode when “high.” By using the LPMode pin and a combination of the Power_override, Power_set, and High_Power_Class_Enable software control bits (Address A0h, byte 93 bits 0, 1, 2), the host controls how much power a module can dissipate.

Electrical Pin-Out Details




Power Supply Filter




Optical Interface Lanes and Assignment

The optical interface port is a male MPO connector. The four fiber positions on the left as shown below, with the key up, are used for the optical transmit signals (Channel 1 through 4). The fiber positions on the right are used for the optical receive signals (Channel 4 through 1). The central four fibers are physically present.



Transmit Channels: 1 2 3 4
Unused positions: x x x x
Receive Channels: 4 3 2 1

Mechanical Specifications



About AddOn Networks

In 1999, AddOn Networks entered the market with a single product. Our founders fulfilled a severe shortage for compatible, cost-effective optical transceivers that compete at the same performance levels as leading OEM manufacturers. Adhering to the idea of redefining service and product quality not previously had in the fiber optic networking industry, AddOn invested resources in solution design, production, fulfillment, and global support.

Combining one of the most extensive and stringent testing processes in the industry, an exceptional free tech support center, and a consistent roll-out of innovative technologies, AddOn has continually set industry standards of quality and reliability throughout its history.

Reliability is the cornerstone of any optical fiber network and is ingrained in AddOn's DNA. It has played a key role in nurturing the long-term relationships developed over the years with customers. AddOn remains committed to exceeding industry standards with certifications ranging from NEBS Level 3 to ISO 9001:2015 with every new development while maintaining the signature reliability of its products.



U.S. Headquarters

Email: sales@addonnetworks.com

Telephone: +1 877.292.1701

Fax: 949.266.9273

Europe Headquarters

Email: salesemea@addonnetworks.com

Telephone: +44 1285 842070