QFX-QSFP-DACBO-1MA-AO

Juniper Networks® QFX-QSFP-DACBO-1MA Compatible TAA Compliant 40GBase-CU QSFP+ to 4xSFP+ Direct Attach Cable (Active Twinax, 1m)

Features

- QSFP End: Compliant with QSFP+ MSA Specifications
- 4 Independent Duplex Channels Operating at 10Gbps
- SFP End: Compliant with SFP+ MSA Specifications
- All-Metal Housing for Superior EMI Performance
- Single Power Supply 3.3V, Low Power Consumption
- Support for 2.5Gbps, 5Gbps Data Rates
- RoHS Compliant and Lead-Free
- Operating Temperature: 0 to 70 Celsius

Applications

- Serial Data Transmission
- 40GBase Ethernet

Product Description

This is a Juniper Networks® QFX-QSFP-DACBO-1MA Compatible 40GBase-CU QSFP+ to 4xSFP+ direct attach cable that operates over active copper with a maximum reach of 1m. It has been programmed, uniquely serialized, and data-traffic and application tested to ensure it is 100% compliant and functional. We stand behind the quality of our products and proudly offer a limited lifetime warranty. This cable is TAA (Trade Agreements Act) compliant and is built to comply with MSA (Multi-Source Agreement) standards.

AddOn's transceivers are RoHS compliant and lead-free.

TAA refers to the Trade Agreements Act (19 U.S.C. & 2501-2581), which is intended to foster fair and open international trade. TAA requires that the U.S. Government may acquire only "U.S. – made or designated country end products."

Rev. 110723

Absolute Maximum Ratings

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Power Supply Voltage	Vcc	3.14	3.3	3.46	V	
Storage Temperature	Tstg	-40		85	˚C	1
Operating Temperature	Tc	0		70	˚C	2
Bit Error Rate	BER			10^{-12}		
Cable Impedance	Z	90	100	110	Ω	
Product Weight	GD		245		g/PCS	
Cable Weight	GC		110		g/M	3
QSFP End Dust Cap Weight	GQ		1.40		g/PCS	
SFP End Dust Cap Weight	GQ		.80		g/PCS	
Wire Gauge	AWG		30			

Notes:

1. Ambient temperature.
2. Case Temperature.
3. The weight of unit length cable (four sticks). For example, the weight of a 10m cable is 310 +170*(10-1)+0.80*4+1.40=1844.6g.

QSFP Pin Descriptions

| Pin	Symbol	Name/Description	Notes
1	GND	Module Ground.	5
2	Tx2-	Transmitter Inverted Data Input. LAN2.	
3	Tx2+	Transmitter Non-Inverted Data Input. LAN2.	
4	GND	Module Ground.	5
5	Tx4-	Transmitter Inverted Data Input. LAN4.	
6	Tx4+	Transmitter Non-Inverted Data Input. LAN4.	
7	GND	Module Ground.	5
8	ModSelL	Module Select Pin. The module responds to 2-wire serial communication when low level.	1
9	ResetL	Module Reset.	2
10	VccRx	+3.3V Receiver Power Supply.	
11	SCL	2-Wire Serial Interface Clock.	
12	SDA	2-Wire Serial Interface Data.	
13	GND	Module Ground.	5
14	Rx3+	Receiver Non-Inverted Data Output. LAN3.	
15	Rx3-	Receiver Inverted Data Output. LAN3.	
16	GND	Module Ground.	5
17	Rx1+	Receiver Non-Inverted Data Output. LAN1.	
18	Rx1-	Receiver Inverted Data Output. LAN1.	
19	GND	Module Ground.	5
20	GND	Module Ground.	5
21	Rx2-	Receiver Inverted Data Output. LAN2.	
22	Rx2+	Receiver Non-Inverted Data Output. LAN2.	
23	GND	Module Ground.	5
24	Rx4-	Receiver Inverted Data Output. LAN4.	
25	Rx4+	Receiver Non-Inverted Data Output. LAN4.	
26	GND	Module Ground.	5
27	MosPrsL	The module is inserted into the indicate pin and grounded within the module.	3
28	IntL	Interrupt.	4
29	VccTx	+3.3V Transmitter Power Supply.	
30	Vcc1	+3.3V Power Supply.	
31	LPMode	Low-Power Mode.	5
32	GND	Module Ground.	5
33	Tx3+	Transmitter Non-Inverted Data Input. LAN3.	
34	Tx3-	Transmitter Inverted Data Input. LAN3.	
35	GND	Module Ground.	5

36	Tx1+	Transmitter Non-Inverted Data Input. LAN1.	
37	Tx1-	Transmitter Inverted Data Input. LAN1.	
38	GND	Module Ground.	5

Notes:

1. ModSelL is the input pin. The module responds to 2-wire serial communication commands when it is held "low" by the host. ModSelL allows multiple QSFP modules to be used on a single 2-wire interface bus. If ModSelL is "high," the module will not respond to any 2-wire interface communication from the host. ModSelL has internal pull-up resistors in the module.
2. The module restart pin, when the low level on the ResetL pin lasts longer than the minimum pulse length, resets the module and restores all user modules to their default state. When performing reset device, the host should ignore all status bits. Until the module reset interrupt is completed, please note that, during hot plugging, the module will issue this information to complete the reset interrupt without resetting.
3. This pin is active "high," indicating that the module is running under a low-power module. The signal has no effect on the functionality of this product.
4. IntL is the output pin, which is the open collector output and must be pulled up to the Vcc with a 4.7kΩ to 10kΩ resistor on the motherboard. When it is "low," it indicates that the module may malfunction. The host uses a 2-wire serial interface to identify the interrupt source.
5. The circuit ground is internally isolated from the chassis ground.

QSFP End Pin Layout

SFP+ Pin Descriptions

Pin	Symbol	Name/Description	Notes
1	VeeT	Transmitter Ground (Common with Receiver Ground).	1
2	Tx_Fault	Transmitter Fault.	
3	Tx_Disable	Transmitter Disable. Laser output disabled on "high" or "open."	2
4	SDA	Data Line for Serial ID.	3
5	SCL	Clock Line for Serial ID.	3
6	MOD_ABS	Module Absent. Grounded within the module.	3
7	RS0	No Connection Required.	
8	LOS	Loss of Signal Indication. "Logic 0" indicates normal operation.	4
9	RS1	No Connection Required.	
10	VeeR	Receiver Ground (Common with Transmitter Ground).	1
11	VeeR	Receiver Ground (Common with Transmitter Ground).	1
12	RD-	Receiver Inverted Data Out. AC Coupled.	
13	RD+	Receiver Non-Inverted Data Out. AC Coupled.	
14	VeeR	Receiver Ground (Common with Transmitter Ground).	1
15	VccR	Receiver Power Supply.	
16	VccT	Transmitter Power Supply.	
17	VccT	Transmitter Ground (Common with Receiver Ground).	1
18	TD+	Transmitter Non-Inverted Data In. AC Coupled.	
19	TD-	Transmitter Inverted Data In. AC Coupled.	
20	VeeT	Transmitter Ground (Common with Receiver Ground).	1

**Notes:**

1. The circuit ground is isolated from the chassis ground.
2. Disabled: Tdis>2V or Open, Enabled: Tdis<0.8V.
3. Should be pulled up with 4.7kΩ to 10kΩ on the host board to a voltage between 2V and 3.6V.
4. LOS is an open collector output.

SFP End Pin Layout

Top view

11 →	V_{EER}
12 →	RD-
13 →	RD+
14 →	V_{EER}
15 →	V_{CCR}
16 →	V_{CCT}
17 →	V_{EET}
18 →	TD+
19 →	TD-
20 →	V_{EET}

Bottom view

|	
1 →	V_{EET}
2 →	TX_FAULT
3 →	TX_DISABLE
4 →	SDA
5 →	SCL
6 →	MOD_ABS
7 →	RS0
8 →	LOS
9 →	RS1
10 →	V_{EER}

Top

Bottom

Block Diagram

Mechanical Specifications

QSFP End

SFP End

About AddOn Networks

In 1999, AddOn Networks entered the market with a single product. Our founders fulfilled a severe shortage for compatible, cost-effective optical transceivers that compete at the same performance levels as leading OEM manufacturers. Adhering to the idea of redefining service and product quality not previously had in the fiber optic networking industry, AddOn invested resources in solution design, production, fulfillment, and global support.

Combining one of the most extensive and stringent testing processes in the industry, an exceptional free tech support center, and a consistent roll-out of innovative technologies, AddOn has continually set industry standards of quality and reliability throughout its history.

Reliability is the cornerstone of any optical fiber network and is in engrained in AddOn's DNA. It has played a key role in nurturing the long-term relationships developed over the years with customers. AddOn remains committed to exceeding industry standards with certifications from ranging from NEBS Level 3 to ISO 9001:2005 with every new development while maintaining the signature reliability of its products.

U.S. Headquarters

Email: sales@addonnetworks.com

Telephone: +1 877.292.1701

Fax: 949.266.9273

Europe Headquarters

Email: salessupportemea@addonnetworks.com

Telephone: +44 1285 842070