

QFX-QSFP-DACBO-2MA-OPC

Juniper Networks® QFX-QSFP-DACBO-2MA Compatible TAA Compliant 40GBase-CU QSFP+ to 4xSFP+ Direct Attach Cable (Active Twinax, 2m)

Features

- QSFP End: Compliant with QSFP+ MSA Specifications
- SFP End: Compliant with SFP+ MSA Specifications
- 4 Independent Duplex Channels Operating at 10Gbps
- Support for 2.5Gbps, 5Gbps Data Rates
- All-Metal Housing for Superior EMI Performance
- Single Power Supply 3.3V, Low Power Consumption
- Operating Temperature: 0 to 70 Celsius
- RoHS Compliant and Lead-Free



Applications:

- 40GBase Ethernet
- Serial Data Transmission

Product Description

This is a Juniper Networks® QFX-QSFP-DACBO-2MA compatible 40GBase-CU QSFP+ to 4xSFP+ direct attach cable that operates over active copper with a maximum reach of 2.0m (6.6ft). It has been programmed, uniquely serialized, and data-traffic and application tested to ensure it is 100% compliant and functional. This direct attach cable is TAA (Trade Agreements Act) compliant, and is built to comply with MSA (Multi-Source Agreement) standards. We stand behind the quality of our products and proudly offer a limited lifetime warranty.

OptioConnect's transceivers are RoHS compliant and lead-free.

Absolute Maximum Ratings

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Power Supply Voltage	Vcc	3.14	3.3	3.46	V	
Storage Temperature	Tstg	-40		85	°C	1
Operating Temperature	Тс	0		70	°C	2
Bit Error Rate	BER			10-12		
Cable Impedance	Z	90	100	110	Ω	
Product Weight	GD		245	g/PCS		
Cable Weight	GC		110	g/M		3
QSFP End Dust Cap Weight	GQ		1.40	g/PCS		
SFP End Dust Cap Weight	GQ		.80	g/PCS		
Wire Gauge	AWG		30			

Notes:

- 1. Ambient temperature.
- 2. Case Temperature.
- 3. The weight of unit length cable (four sticks). For example, the weight of a 10m cable is 310 +170*(10-1)+0.80*4+1.40=1844.6g.

QSFP Pin Descriptions

Pin	Symbol	Name/Description	Notes
1	GND	Module Ground.	5
2	Tx2-	Transmitter Inverted Data Input. LAN2.	
3	Tx2+	Transmitter Non-Inverted Data Input. LAN2.	
4	GND	Module Ground.	5
5	Tx4-	Transmitter Inverted Data Input. LAN4.	
6	Tx4+	Transmitter Non-Inverted Data Input. LAN4.	
7	GND	Module Ground.	5
8	ModSelL	Module Select Pin. The module responds to 2-wire serial communication when low level.	1
9	ResetL	Module Reset.	2
10	VccRx	+3.3V Receiver Power Supply.	
11	SCL	2-Wire Serial Interface Clock.	
12	SDA	2-Wire Serial Interface Data.	
13	GND	Module Ground.	5
14	Rx3+	Receiver Non-Inverted Data Output. LAN3.	
15	Rx3-	Receiver Inverted Data Output. LAN3.	
16	GND	Module Ground.	5
17	Rx1+	Receiver Non-Inverted Data Output. LAN1.	
18	Rx1-	Receiver Inverted Data Output. LAN1.	
19	GND	Module Ground.	5
20	GND	Module Ground.	5
21	Rx2-	Receiver Inverted Data Output. LAN2.	
22	Rx2+	Receiver Non-Inverted Data Output. LAN2.	
23	GND	Module Ground.	5
24	Rx4-	Receiver Inverted Data Output. LAN4.	
25	Rx4+	Receiver Non-Inverted Data Output. LAN4.	
26	GND	Module Ground.	5
27	MosPrsL	The module is inserted into the indicate pin and grounded within the module.	3
28	IntL	Interrupt.	4
29	VccTx	+3.3V Transmitter Power Supply.	
30	Vcc1	+3.3V Power Supply.	
31	LPMode	Low-Power Mode.	5
32	GND	Module Ground.	5
33	Tx3+	Transmitter Non-Inverted Data Input. LAN3.	
34	Tx3-	Transmitter Inverted Data Input. LAN3.	
35	GND	Module Ground.	5


36	Tx1+	Transmitter Non-Inverted Data Input. LAN1.	
37	Tx1-	Transmitter Inverted Data Input. LAN1.	
38	GND	Module Ground.	5


Notes:

- 1. ModSelL is the input pin. The module responds to 2-wire serial communication commands when it is held "low" by the host. ModSelL allows multiple QSFP modules to be used on a single 2-wire interface bus. If ModSelL is "high," the module will not respond to any 2-wire interface communication from the host. ModSelL has internal pull-up resistors in the module.
- 2. The module restart pin, when the low level on the ResetL pin lasts longer than the minimum pulse length, resets the module and restores all user modules to their default state. When performing reset device, the host should ignore all status bits. Until the module reset interrupt is completed, please note that, during hot plugging, the module will issue this information to complete the reset interrupt without resetting.
- 3. This pin is active "high," indicating that the module is running under a low-power module. The signal has no effect on the functionality of this product.
- 4. IntL is the output pin, which is the open collector output and must be pulled up to the Vcc with a $4.7k\Omega$ to $10k\Omega$ resistor on the motherboard. When it is "low," it indicates that the module may malfunction. The host uses a 2-wire serial interface to identify the interrupt source.
- 5. The circuit ground is internally isolated from the chassis ground.

QSFP End Pin Layout

Тор	view
20-	GND
21-	RX2n
22-	RX2p
23▶	GND
24-	RX4n
25-	RX4p
26─►	GND
27─►	ModPrsL
28-	IntL
29─►	$V_{cc}T_x$
30─►	V _{cc} 1
31-	LPMode
32▶	GND
33─►	TX3p
34─►	TX3n
35 →	GND
36─►	TX1p
37─►	TX1n
38-▶	GND






SFP+ Pin Descriptions

Pin	Symbol	Name/Description	Notes
1	VeeT	Transmitter Ground (Common with Receiver Ground).	1
2	Tx_Fault	Transmitter Fault.	
3	Tx_Disable	Transmitter Disable. Laser output disabled on "high" or "open."	2
4	SDA	Data Line for Serial ID.	3
5	SCL	Clock Line for Serial ID.	3
6	MOD_ABS	Module Absent. Grounded within the module.	3
7	RS0	No Connection Required.	
8	LOS	Loss of Signal Indication. "Logic 0" indicates normal operation.	4
9	RS1	No Connection Required.	
10	VeeR	Receiver Ground (Common with Transmitter Ground).	1
11	VeeR	Receiver Ground (Common with Transmitter Ground).	1
12	RD-	Receiver Inverted Data Out. AC Coupled.	
13	RD+	Receiver Non-Inverted Data Out. AC Coupled.	
14	VeeR	Receiver Ground (Common with Transmitter Ground).	1
15	VccR	Receiver Power Supply.	
16	VccT	Transmitter Power Supply.	
17	VccT	Transmitter Ground (Common with Receiver Ground).	1
18	TD+	Transmitter Non-Inverted Data In. AC Coupled.	
19	TD-	Transmitter Inverted Data In. AC Coupled.	
20	VeeT	Transmitter Ground (Common with Receiver Ground).	1


Notes:

- 1. The circuit ground is isolated from the chassis ground.
- 2. Disabled: Tdis>2V or Open, Enabled: Tdis<0.8V.
- 3. Should be pulled up with $4.7k\Omega$ to $10k\Omega$ on the host board to a voltage between 2V and 3.6V.
- 4. LOS is an open collector output.


SFP End Pin Layout




Block Diagram




Mechanical Specifications



QSFP End



SFP End



OptioConnect

Innovation for the Future of High-Speed Networking

Who We Are

OptioConnect is reshaping the landscape of communication and high-speed networking through intelligent technology. With a core focus on cutting edge technology, we deliver smarter fiber optic solutions for enterprise networks, data centers, and next-gen telecom infrastructures.

What We Do

At OptioConnect, we fuse advanced engineering with intelligent automation to drive the future of networking. Our Al-integrated solutions are designed to optimize performance and streamline operations with:

- Superior Performance
- Network and traffic optimization
- Intelligent energy management
- Seamless OEM compatibility
- Scalable cost-efficiency

Smarter Networks by Design

Innovation isn't just a goal—it's our process. We embed AI and machine learning across our R&D and product lines, enabling adaptive performance, automated tuning, and faster deployment cycles. The result? Networks that don't just work—they learn, evolve, and outperform.

Our Team

Our engineers, data scientists, and network architects bring decades of experience and a future-focused mindset. We provide hands-on support with intelligent insights that turn complex challenges into simple solutions.

Our Mission

To deliver AI-enhanced connectivity that reduces cost, increases speed, and maximizes efficiency—empowering our partners to operate at the forefront of a rapidly evolving digital world.

Let's Connect

Discover how OptioConnect's intelligent infrastructure solutions can power your network's next leap forward. www.optioconnect.com | info@optioconnect.com







